Skip to content

Pull requests: llvm/circt

New pull request New
239 Open 7,589 Closed
239 Open 7,589 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[ESI][Runtime] Use std::array and limit packing ESI
#10402 opened May 7, 2026 by teqdruid Contributor Loading…
2
[Arc] Add a next wakeup time slot to the model header Arc Involving the `arc` dialect
#10401 opened May 6, 2026 by fabianschuiki Contributor Loading…
2
[HW] HWVectorization Part 4: Partial Vectorization (Chunking)
#10399 opened May 6, 2026 by mafeguimaraes Contributor Loading…
[ImportVerilog] Resolve modport member accesses through interface ports
#10398 opened May 6, 2026 by micprog Loading…
[Comb][AssumeTwoValued] Set twoState=true on all Comb ops
#10395 opened May 6, 2026 by jmolloy Contributor Loading…
3
[Comb] Add two canonicalization patterns
#10394 opened May 6, 2026 by jmolloy Contributor Loading…
2
[arc][LowerToLLVM] Handle i0 types more rigorously
#10393 opened May 6, 2026 by jmolloy Contributor Loading…
2
[LTL] Make PastOp clock operand mandatory
#10392 opened May 6, 2026 by TaoBi22 Contributor Loading…
1
[circt][arc] Add bufferized array handling
#10391 opened May 6, 2026 by jmolloy Contributor Loading…
13
[firtool] Move SpecializeOption after InferResets
#10386 opened May 6, 2026 by uenoku Member Loading…
1
3
[Synth] Add attribute for linear delay model and pass to approximate them from NLDM attr
#10385 opened May 5, 2026 by okekayode Contributor Loading…
6
Add support for loop-generate in SV dialect.
#10383 opened May 5, 2026 by jpienaar Member Loading…
24
[Python] Don't eager-load LLVM dialect in CIRCT bindings Python Python bindings
#10381 opened May 5, 2026 by teqdruid Contributor • Draft
12
[CI] Enable macos wheel building
#10371 opened May 1, 2026 by jumerckx Loading…
4
[Support] Add parallel instance graph visitors
#10353 opened Apr 29, 2026 by seldridge Member • Draft
4
[ImportVerilog] Support use-before-declare across module bodies
#10350 opened Apr 28, 2026 by AmurG Contributor Loading…
[FIRRTL] LowerLayers: Inline enabled layers FIRRTL Involving the `firrtl` dialect
#10348 opened Apr 28, 2026 by rwy7 Contributor Loading…
4
[Sim][MooreToCore] Lowering moore.fmt.string op to the new sim.fmt.string
#10346 opened Apr 28, 2026 by sunhailong2001 Contributor Loading…
4
[ImportVerilog] HierarchicalNames should skip reprocessing identical module instances
#10341 opened Apr 28, 2026 by rocallahan Contributor • Draft
2
fix: update flattenIndices to generate correct indices for a flattened memref
#10327 opened Apr 25, 2026 by Abhilekhgautam Loading…
1
6
[Support] Add SparseOpSCC utility
#10305 opened Apr 23, 2026 by fzi-hielscher Contributor Loading…
14
[FIRRTL] Eliminate Implicit Truncation
#10294 opened Apr 21, 2026 by darthscsi Contributor Loading…
17
[OM] Introduce explicit evaluator state and op patterns
#10265 opened Apr 18, 2026 by uenoku Member • Draft
1
14
[LowerToHW] Avoid "assert/assume/cover" string comparison, refactor label creation, NFC
#10251 opened Apr 17, 2026 by uenoku Member Loading…
Plumb dbg.variable anchors into SMT symbol names
#10237 opened Apr 16, 2026 by 5iri Contributor Loading…
6
ProTip! Type g i on any issue or pull request to go back to the issue listing page.